PRELIMINARY



Digilent, Inc. 125 SE High Street Pullman, WA 99163 (509) 334-6306 (Voice and Fax) www.digilentinc.com

Digilab 2 Reference Manual


Revision: May 7, 2002

Overview

The Digilab 2 (D2) development board featuring the Xilinx Spartan 2 XC2S200 FPGA circuit board provides an inexpensive and expandable platform on which to design and implement digital circuits of all kinds. D2 board features include:

- A Xilinx XC2S200 FPGA;
- Dual on-board 1.5A power regulators (2.5V and 3.3V);
- A socketed 50MHz oscillator;
- An EPP-capable parallel port for JTAGbased FPGA programming and user data transfers;
- A 5-wire Rs-232 serial port;
- A status LED and pushbutton for basic I/O;
- Six 100-mil spaced, right-angle DIP socket 40-pin expansion connectors.

The D2 board has been designed specifically to work with Xilinx ISE CAD tools, including the free WebPack tools available from the Xilinx website. Like other Spartan 2 boards in the Digilab family, the D2 board has been partitioned so that only the hardware required for a particular project need be purchased. Several existing peripheral boards that mate



D2 circuit board block diagram

with the expansion connectors are currently available (see www.digilentinc.com), and new boards are frequently added. The low-cost, standard expansion connectors allow new peripheral boards, including wire-wrap or manually soldered boards, to be quickly designed and used. The D2 board ships with a power supply and programming cable, so designs can be implemented immediately without the need for any additional hardware.

Functional description

The Digilab D2 board has been designed to offer an unembellished, low-cost system for designers who need a flexible platform to gain exposure to the Spartan 2 device, or for those who need to rapidly prototype FPGA-based designs. The D2 board provides only the essential supporting devices for the Spartan 2, and routes all available FPGA signals to standard expansion connectors. Included on the board are 2.5VDC and 3.3VDC regulators, a JTAG configuration circuit that uses a standard parallel cable, basic communication ports including an enhanced parallel port and 5-wire serial port, a 50MHz oscillator, and a pushbutton and LED for rudimentary I/O.

The D2 board has been designed to serve as a host for various peripheral boards. The expansion connectors on the D2 board mate with standard 40-pin, 100 mil spaced DIP headers available from any catalog distributor. Expansion connectors provide the unregulated supply voltage (VU), 3.3V, GND, and 37 FPGA signals to peripheral boards, so system designers can quickly develop application-specific peripheral boards. Digilent also produces an assortment of other expansion boards featuring commonly used devices. Visit the Digilent website for a listing of currently available boards. (www.digilentinc.com)

Table 1 shows all signals routed on the D2 board. These signals, and the circuits to which they connect, are described in the following sections.

Power Supplies VU Unregulated power supply voltage – depends on power supply used Must be between 5VDC and 10VDC. Routed	to					
	to					
supply used. Must be between 5VDC and 10VDC. Routed to						
regulators and expansion connectors only.						
VDD33 VCCO/VCC for all devices, routed on PCB plane. 1.5A can						
be drawn with less than 20mV ripple (typical)						
VDD25 FPGA VCCINT routed on PCB plane						
GND System ground routed to all devices on PCB ground plane						
Programming and parallel port						
PWE EPP mode write enable signal (in to FPGA)						
PD0-PD7 Bi-directional data signals						
PINT Interrupt signal (out from FPGA)						
PWT EPP mode wait signal (out from FPGA)						
PDS EPP mode data strobe (in to FPGA)						
PRS Reset signal (in to FPGA)						
PAS EPP mode address strobe (in to FPGA)						
Serial port						
RXD Serial port receive data (in to FPGA)						
TXD Serial port send data (out from FPGA)						
DSR Serial port data set ready (out from FPGA)						
CTS Serial port clear to send (out from FPGA)						
RST Serial port request to send (in to FPGA)						
On board devices						
BTN1 User-controllable pushbutton input						
LED1 User-controllable status LED						
CLK1 CMOS oscillator connected to GCLK0						
Expansion Connectors						
A4-A40 A bus signals connecting the A & E connectors to the FPC						
B4-B14 B bus signals connecting the B & F connectors to the FPG	4					
C4-C40 C bus signals connecting the C connector to the FPGA						
D4-D40 D bus signals connecting the D connector to the FPGA						
Table 1. D2 board signal definitions						

Parallel port and FPGA configuration circuit

The Digilab 2 board uses a DB-25 parallel port connector to route JTAG programming signals from a host computer to the FPGA. This same connector also routes the computer's parallel port pins to the FPGA following the EPP port definition contained in the IEEE 1284 standard. A three-state buffer, controlled by a switch, determines whether the JTAG port or EPP port is enabled. With this circuit, the FPGA can be configured using the JTAG protocol over the parallel cable. The same cable can then be used (after the switch is repositioned) to move data between the board and the host computer using the

high-speed EPP protocol. A separate JTAG header is also provided so that a dedicated programming cable (like the Xilinx Parallel III cable) can be used.

The JTAG programming circuit follows the JTAG schematic available from Xilinx, so that the Digilab 2 board is fully compatible with all Xilinx programming tools. The EPP parallel port circuit follows IEEE 1284 specification guidelines, and data rates approaching 2Mbytes/second can be achieved. JTAG and EPP connections are shown in the diagrams (Figure 1) below.

Pin 13	Pin	EPP signal	EPP Function
	1	Write Enable (O)	Low for read, High for write
Pin 25 Pin 14	2-9	Data bus (B)	Bi-directional data lines
	10	Interrupt (I)	Interrupt/acknowledge input
DB25 parallel port connector	11	Wait (I)	Bus handshake; low to ack
Front view	12	Spare	NOT CONNECTED
	13	Spare	NOT CONNECTED
Pin 1	14	Data Strobe (O)	Low when data valid
	15	Spare	NOT CONNECTED
Pin 25	16	Reset (O)	Low to reset
Top view of hole pattern, with	17	Address strobe (O)	Low when address valid
cable attaching from this side	18-25	GND	System ground

Figure 1. Parallel port connectors and signals

The D2 board directly supports JTAG and SPROM configuration. Hardware debugger configuration is supported indirectly. To configure the board from a computer using the JTAG mode, set switch 1 (SW1) in the JTAG position, and attach a power supply and programming cable. The power supply must be connected before the parallel cable or the board may hang in a non-communicating state. The board will be auto-detected by the Xilinx JTAG programming software, and all normal JTAG operations will be available.

To configure the FPGA from an SPROM, load the programmed SPROM into the 8-pin ROM socket (labeled IC6), place SW1 in the PORT position, add jumpers to all mode pins, and apply power.

To configure the board using the hardware debugger protocol, a slight board modification is required – a jumper wire must be soldered to the non-VCC side of R45. Insert wire-wrap posts into the SPROM socket, attach the hardware debugger signals to the appropriate posts, and attach the PROG signal to the jumper wire attached to R45. The hardware debugger programming software will now automatically recognize the board and hardware debugger programming can proceed as normal.

Programming circuit detail is shown below (Figure 2). Note that all parallel port signals are routed to the test header J12 for easy connection of test and measurement equipment.






Figure 2. Parallel port and programming circuit schematic

Serial Port

The D2 serial port uses a Maxim MAX3386E RS-232 voltage converter to generate the required RS-232 voltages. Five signals are connected through the RS-232 converter, allowing for partial hardware handshaking. The serial port pin definitions and circuit are shown in Figure 3. The serial port is provided, in part, to support the Xilinx MicroBlaze embedded RSIC processor core available from the Xilinx website.

The two devices connected to either end of a serial cable are designated as the Data Terminal Equipment (DTE) and the Data Communications Equipment (DCE). The DCE was originally conceived to be a modem, but now many devices connect to a computer as a DCE. A DTE device uses a male DB-9 connector, and a DCE device uses a female DB-9 connector. The DTE is considered the source of data, and the DCE the peripheral device. Two DTE devices can be connected via a serial

Digilent, Inc.

Serial Port Pin Definitions

cable, only if lines two and three are crossed – this is referred to as a null modem cable. A DTE and DCE device can be connected with a straight-through cable. The Digilab 2 board is configured as a DCE device.




Figure 3. Serial port circuit schematic

Oscillator

The Digilab 2 uses a socketed half-size 8-pin DIP oscillator. The board ships with a 50MHz oscillator, allowing for system clocks ranging from DC to 200MHz (using the Spartan 2 DLL circuit and/or clock counter-dividers). Oscillators from 32KHz to 100MHz can easily be substituted, allowing for a wide range of clock frequencies. The oscillator, which is connected to the FPGA GCK0 input (P80), is bypassed with a 0.1uF capacitor and it is physically located as close to the FPGA as possible (trace length is about 10mm).

Power Supplies

The Digilab 2 board uses two LM317 1.5A voltage regulators to produce 2.5VDC and 3.3VDC supplies. The regulator inputs are driven from an external DC power supply connected to the on-board 2.1mm center-positive power jack. The regulators have 10uF of input capacitance, 20uF of local output capacitance, and 10uF of regulation bypass capacitance. This allows the regulators to produce stable, low noise supplies using inexpensive power supplies, regardless of load (up to 1.5A). The regulator

Digilab 2 Reference Manual


bodies are soldered to the board for improved thermal dissipation. DC supplies in the range of 5VDC to 10VDC may be used.

The Digilab 2 board uses a four layer PCB, with the inner layers dedicated to VCC and GND planes. Most of the VCC plane is at 3.3V, with an island under the FPGA at 2.5V. The FPGA and the other ICs on the board all have 0.1uF bypass capacitors placed as close as possible to the VCC pins.

Total board current is dependent on FPGA configuration, clock frequency, and external connections. In test circuits with roughly 50K gates routed, a 50MHz clock source and a single expansion board attached (the DIO2 board), approximately 200mA +/- 30% of supply current is drawn from the 2.5V supply and approximately 150mA +/- 50% is drawn from the 3.3V supply. These currents are strongly dependent on FPGA and peripheral board configurations.

All FPGA VCCO pins are connected to the 3.3V supply. If other VCCO voltages are required, please contact Digilent for information regarding various options (www.digilentinc.com).

Expansion connectors



The six expansion connectors, shown in Figure 4, are labeled A-F and use 100 mil spaced DIP headers. All six connectors have GND routed to pin 1, VU routed to pin 2, and 3.3V routed to pin 3. Pins 4-40 all route directly to the FPGA. The connectors are organized in pairs, with the A & B, C& D, and E & F pairs placed on the same board edge. Connectors A & B and E & F are routed in parallel, with pairs A & E and B & F sharing identical pin connections to the FPGA. Connectors C & D have all pins routed to separate FPGA pins. All connector pairs are separated by 400 mils, so any peripheral board can be placed in any connector (or pair of connectors).

The PQ208 package used on the D2 board allows 122 signals to be routed to the expansion connectors (the remaining 21 available signals are routed to the parallel and serial connectors). Connectors C & D are closest to the FPGA, and all C & D pins are connected to the closest available FPGA pins with




Figure 4. Expansion connector detail

the shortest possible route. Thus, the 74 FPGA signals routed to the C & D connectors will exhibit the least amount of signal delay, and data rates of up to 100MHz are attainable. The A & E connectors also route 37 FPGA signals, but along less favorable routes. Only 9 FPGA signals were left to route to the

B & F connectors, so 28 pins on those connectors are not attached to anything. Connector pin definitions are shown in Table 2.

I GND - 2 VU - 3 VDD33 - 4 A4 70 5 A5 69 6 A6 68 7 A7 67 8 A8 63 9 A9 62 10 A10 61 11 A11 60 12 A12 59 13 A13 58 14 A14 57 15 A15 49 16 A16 48 17 A17 47 18 A18 46 19 A19 45 20 A20 44 21 A21 43 22 A22 42 23 A23 41 24 A24 37 25 A25 36 26 A26 <t3< th=""><th colspan="5">A&E connector</th></t3<>	A&E connector				
2 VU - 3 VDD33 - 4 A4 70 5 A5 69 6 A6 68 7 A7 67 8 A8 63 9 A9 62 10 A10 61 11 A11 60 12 A12 59 13 A13 58 14 A14 57 15 A15 49 16 A16 48 17 A17 47 18 A18 46 19 A19 45 20 A20 44 21 A21 43 22 A22 42 23 A23 41 24 A24 37 25 A25 36 26 A26 35 27 A27 <	Pin Signal S-II pin				
3 VDD33 - 4 A4 70 5 A5 69 6 A6 68 7 A7 67 8 A8 63 9 A9 62 10 A10 61 11 A11 60 12 A12 59 13 A13 58 14 A14 57 15 A15 49 16 A16 48 17 A17 47 18 A18 46 19 A19 45 20 A20 44 21 A21 43 22 A22 42 23 A23 41 24 A24 37 25 A25 36 26 A26 35 27 A27 34 28 A28	1	GND	-		
4A4705A5696A6687A7678A8639A96210A106111A116012A125913A135814A145715A154916A164817A174718A184619A194520A204421A214322A224223A234124A243725A253626A263527A273428A283329A293130A303031A312932A322733A332434A342335A352236A362137A372038A381839A3917	2	VU	-		
5 A5 69 6 A6 68 7 A7 67 8 A8 63 9 A9 62 10 A10 61 11 A11 60 12 A12 59 13 A13 58 14 A14 57 15 A15 49 16 A16 48 17 A17 47 18 A18 46 19 A19 45 20 A20 44 21 A21 43 22 A22 42 23 A23 41 24 A24 37 25 A25 36 26 A26 35 27 A27 34 28 A28 33 29 A29 31 30 A30 30 31 A31 29 32 A32	3	VDD33	-		
6 A6 68 7 A7 67 8 A8 63 9 A9 62 10 A10 61 11 A11 60 12 A12 59 13 A13 58 14 A14 57 15 A15 49 16 A16 48 17 A17 47 18 A18 46 19 A19 45 20 A20 44 21 A21 43 22 A22 42 23 A23 41 24 A24 37 25 A25 36 26 A26 35 27 A27 34 28 A28 33 29 A29 31 30 A30 30 31 A31	4	A4	70		
6 A6 68 7 A7 67 8 A8 63 9 A9 62 10 A10 61 11 A11 60 12 A12 59 13 A13 58 14 A14 57 15 A15 49 16 A16 48 17 A17 47 18 A18 46 19 A19 45 20 A20 44 21 A21 43 22 A22 42 23 A23 41 24 A24 37 25 A25 36 26 A26 35 27 A27 34 28 A28 33 29 A29 31 30 A30 30 31 A31	5	A5	69		
8 A8 63 9 A9 62 10 A10 61 11 A11 60 12 A12 59 13 A13 58 14 A14 57 15 A15 49 16 A16 48 17 A17 47 18 A18 46 19 A19 45 20 A20 44 21 A21 43 22 A22 42 23 A23 41 24 A24 37 25 A25 36 26 A26 35 27 A27 34 28 A28 33 29 A29 31 30 A30 30 31 A31 29 32 A32 27 33 A33 <td></td> <td>A6</td> <td>68</td>		A6	68		
9 A9 62 10 A10 61 11 A11 60 12 A12 59 13 A13 58 14 A14 57 15 A15 49 16 A16 48 17 A17 47 18 A18 46 19 A19 45 20 A20 44 21 A21 43 22 A22 42 23 A23 41 24 A24 37 25 A25 36 26 A26 35 27 A27 34 28 A28 33 29 A29 31 30 A30 30 31 A31 29 32 A32 27 33 A33 24 34 A34 </td <td>7</td> <td>A7</td> <td>67</td>	7	A7	67		
9 A9 62 10 A10 61 11 A11 60 12 A12 59 13 A13 58 14 A14 57 15 A15 49 16 A16 48 17 A17 47 18 A18 46 19 A19 45 20 A20 44 21 A21 43 22 A22 42 23 A23 41 24 A24 37 25 A25 36 26 A26 35 27 A27 34 28 A28 33 29 A29 31 30 A30 30 31 A31 29 32 A32 27 33 A33 24 34 A34 </td <td></td> <td></td> <td>63</td>			63		
11 A11 60 12 A12 59 13 A13 58 14 A14 57 15 A15 49 16 A16 48 17 A17 47 18 A18 46 19 A19 45 20 A20 44 21 A21 43 22 A22 42 23 A23 41 24 A24 37 25 A25 36 26 A26 35 27 A27 34 28 A28 33 29 A29 31 30 A30 30 31 A31 29 32 A32 27 33 A33 24 34 A34 23 35 A35 22 36 A36 21 37 A37 20 38 <td< td=""><td></td><td>A9</td><td></td></td<>		A9			
12 A12 59 13 A13 58 14 A14 57 15 A15 49 16 A16 48 17 A17 47 18 A18 46 19 A19 45 20 A20 44 21 A21 43 22 A22 42 23 A23 41 24 A24 37 25 A25 36 26 A26 35 27 A27 34 28 A28 33 29 A29 31 30 A30 30 31 A31 29 32 A32 27 33 A33 24 34 A34 23 35 A35 22 36 A36 21 37 A37 20 38 A38 18 39 <td< td=""><td>10</td><td>A10</td><td></td></td<>	10	A10			
12 A12 59 13 A13 58 14 A14 57 15 A15 49 16 A16 48 17 A17 47 18 A18 46 19 A19 45 20 A20 44 21 A21 43 22 A22 42 23 A23 41 24 A24 37 25 A25 36 26 A26 35 27 A27 34 28 A28 33 29 A29 31 30 A30 30 31 A31 29 32 A32 27 33 A33 24 34 A34 23 35 A35 22 36 A36 21 37 A37 20 38 A38 18 39 <td< td=""><td></td><td></td><td>60</td></td<>			60		
13 A13 58 14 A14 57 15 A15 49 16 A16 48 17 A17 47 18 A18 46 19 A19 45 20 A20 44 21 A21 43 22 A22 42 23 A23 41 24 A24 37 25 A25 36 26 A26 35 27 A27 34 28 A28 33 29 A29 31 30 A30 30 31 A31 29 32 A32 27 33 A33 24 34 A34 23 35 A35 22 36 A36 21 37 A37 20 38 A38 18 39 A39 17					
14 A14 57 15 A15 49 16 A16 48 17 A17 47 18 A18 46 19 A19 45 20 A20 44 21 A21 43 22 A22 42 23 A23 41 24 A24 37 25 A25 36 26 A26 35 27 A27 34 28 A28 33 29 A29 31 30 A30 30 31 A31 29 32 A32 27 33 A33 24 34 A34 23 35 A35 22 36 A36 21 37 A37 20 38 A38 18 39 A39 17					
15 A15 49 16 A16 48 17 A17 47 18 A18 46 19 A19 45 20 A20 44 21 A21 43 22 A22 42 23 A23 41 24 A24 37 25 A25 36 26 A26 35 27 A27 34 28 A28 33 29 A29 31 30 A30 30 31 A31 29 32 A32 27 33 A33 24 34 A34 23 35 A35 22 36 A36 21 37 A37 20 38 A38 18 39 A39 17					
16 A16 48 17 A17 47 18 A18 46 19 A19 45 20 A20 44 21 A21 43 22 A22 42 23 A23 41 24 A24 37 25 A25 36 26 A26 35 27 A27 34 28 A28 33 29 A29 31 30 A30 30 31 A31 29 32 A32 27 33 A33 24 34 A34 23 35 A35 22 36 A36 21 37 A37 20 38 A38 18 39 A39 17					
17 A17 47 18 A18 46 19 A19 45 20 A20 44 21 A21 43 22 A22 42 23 A23 41 24 A24 37 25 A25 36 26 A26 35 27 A27 34 28 A28 33 29 A29 31 30 A30 30 31 A31 29 32 A32 27 33 A33 24 34 A34 23 35 A35 22 36 A36 21 37 A37 20 38 A38 18 39 A39 17			48		
18 A18 46 19 A19 45 20 A20 44 21 A21 43 22 A22 42 23 A23 41 24 A24 37 25 A25 36 26 A26 35 27 A27 34 28 A28 33 29 A29 31 30 A30 30 31 A31 29 32 A32 27 33 A33 24 34 A34 23 35 A35 22 36 A36 21 37 A37 20 38 A38 18 39 A39 17	17	A17	47		
19 A19 45 20 A20 44 21 A21 43 22 A22 42 23 A23 41 24 A24 37 25 A25 36 26 A26 35 27 A27 34 28 A28 33 29 A29 31 30 A30 30 31 A31 29 32 A32 27 33 A33 24 34 A34 23 35 A35 22 36 A36 21 37 A37 20 38 A38 18 39 A39 17		A18	46		
21 A21 43 22 A22 42 23 A23 41 24 A24 37 25 A25 36 26 A26 35 27 A27 34 28 A28 33 29 A29 31 30 A30 30 31 A31 29 32 A32 27 33 A33 24 34 A34 23 35 A35 22 36 A36 21 37 A37 20 38 A38 18 39 A39 17	19		45		
21 A21 43 22 A22 42 23 A23 41 24 A24 37 25 A25 36 26 A26 35 27 A27 34 28 A28 33 29 A29 31 30 A30 30 31 A31 29 32 A32 27 33 A33 24 34 A34 23 35 A35 22 36 A36 21 37 A37 20 38 A38 18 39 A39 17			44		
22 A22 42 23 A23 41 24 A24 37 25 A25 36 26 A26 35 27 A27 34 28 A28 33 29 A29 31 30 A30 30 31 A31 29 32 A32 27 33 A33 24 34 A34 23 35 A35 22 36 A36 21 37 A37 20 38 A38 18 39 A39 17			43		
24 A24 37 25 A25 36 26 A26 35 27 A27 34 28 A28 33 29 A29 31 30 A30 30 31 A31 29 32 A32 27 33 A33 24 34 A34 23 35 A35 22 36 A36 21 37 A37 20 38 A38 18 39 A39 17			42		
25 A25 36 26 A26 35 27 A27 34 28 A28 33 29 A29 31 30 A30 30 31 A31 29 32 A32 27 33 A33 24 34 A34 23 35 A35 22 36 A36 21 37 A37 20 38 A38 18 39 A39 17	23	A23	41		
25 A25 36 26 A26 35 27 A27 34 28 A28 33 29 A29 31 30 A30 30 31 A31 29 32 A32 27 33 A33 24 34 A34 23 35 A35 22 36 A36 21 37 A37 20 38 A38 18 39 A39 17	24		37		
27 A27 34 28 A28 33 29 A29 31 30 A30 30 31 A31 29 32 A32 27 33 A33 24 34 A34 23 35 A35 22 36 A36 21 37 A37 20 38 A38 18 39 A39 17	25	A25	36		
27 A27 34 28 A28 33 29 A29 31 30 A30 30 31 A31 29 32 A32 27 33 A33 24 34 A34 23 35 A35 22 36 A36 21 37 A37 20 38 A38 18 39 A39 17					
28 A28 33 29 A29 31 30 A30 30 31 A31 29 32 A32 27 33 A33 24 34 A34 23 35 A35 22 36 A36 21 37 A37 20 38 A38 18 39 A39 17					
29 A29 31 30 A30 30 31 A31 29 32 A32 27 33 A33 24 34 A34 23 35 A35 22 36 A36 21 37 A37 20 38 A38 18 39 A39 17					
30 A30 30 31 A31 29 32 A32 27 33 A33 24 34 A34 23 35 A35 22 36 A36 21 37 A37 20 38 A38 18 39 A39 17					
31 A31 29 32 A32 27 33 A33 24 34 A34 23 35 A35 22 36 A36 21 37 A37 20 38 A38 18 39 A39 17			30		
32 A32 27 33 A33 24 34 A34 23 35 A35 22 36 A36 21 37 A37 20 38 A38 18 39 A39 17					
33 A33 24 34 A34 23 35 A35 22 36 A36 21 37 A37 20 38 A38 18 39 A39 17					
34 A34 23 35 A35 22 36 A36 21 37 A37 20 38 A38 18 39 A39 17		A33			
35 A35 22 36 A36 21 37 A37 20 38 A38 18 39 A39 17	34	A34			
36 A36 21 37 A37 20 38 A38 18 39 A39 17	35				
37 A37 20 38 A38 18 39 A39 17					
38 A38 18 39 A39 17					
39 A39 17					
	39	A39	17		
-10 A-10 10	40	A40	16		

Table 2. Digilab 2 Expansion	Connector pinouts
------------------------------	-------------------

ŀ	3&F conr	nector
n	Signal	S-II pin
	GND	-
	VU	-
	VDD33	-
	B4	194
	B5	193
	B6	192
	B7	191
	B8	189
	B9	188
	B10	187
1	B11	185*
2	B12	182*
3	B13	-
1	B14	-
5	B15	-
5	B16	-
7	B17	-
3	NC	-
)	NC	-
)	NC	_
1	NC	-
2	NC	-
3	NC	-
$\frac{1}{1}$ $\frac{1}{2}$ $\frac{2}{3}$ $\frac{3}{4}$ $\frac{4}{5}$ $\frac{5}{5}$ $\frac{6}{5}$ $\frac{7}{7}$ $\frac{1}{2}$ $\frac{1}$	NC	-
5	NC	-
5	NC	-
7	NC	-
3	NC	-
)	NC	-
	NC	-
1	NC	-
2	NC	-
3	NC	-
1	NC	-
5	NC	-
5	NC	-
	NC	-
3	NC	-
)	NC	-
)	NC	-

C connector					
Pin Signal S-II pin					
1	GND	-			
2	VU	-			
3	VDD33	-			
4	C4	181			
5	C5	180			
6	C6	179			
7	C7	178			
8	C8	176			
9	C9	175			
10	C10	174			
11	C11	173			
12	C12	172			
13	C13	168			
14	C14	167			
15	C15	166			
16	C16	165			
17	C17	164			
18	C18	163			
19	C19	162			
20	C20	161			
21	C21	160			
22	C22	154			
23	C23	152			
24	C24	151			
25	C25	150			
26	C26	149			
27	C27	148			
28	C28	147			
29	C29	146			
30	C30	142			
31	C31	141			
32	C32	140			
33	C33	139			
34	C34	138			
35	C35	136			
36	C36	135			
37	C37	134			
38	C38	133			
39	C39	132			
40	C40	129			

D connector							
Pin Signal S-II pin							
1	GND	-					
2	VU	-					
3	VDD33	-					
4	D4	127					
5	D5	125					
6	D6	126					
7	D7	122					
8	D8	123					
9	D9	120					
10	D10	121					
11	D11	115					
12	D12	119					
13	D13	113					
14	D14	114					
15	D15	111					
16	D16	112					
17							
18	D18	110					
19	D19	102					
20	D20	108					
21	D21	100					
22	D22	101					
23	D23	98					
24	D24	99					
25	D25	96					
26	D26	97					
27	D27	94					
28	D28	95					
29	D29	89					
30	D30	90					
31	D31	87					
32	D32	88					
33	D33	84					
34	D34	86					
35	D35	82					
36	D36	83					
37	D37	75					
38	D38	81					
39	D39	73					
40	D40	74					

* uses GCLK pin

Pushbutton and LED

A single pushbutton and LED are provided on the board, allowing basic status and control functions to be implemented without a peripheral board. For example, the LED can be illuminated from a signal in the FPGA to verify that configuration has been successful, and the pushbutton can be used to provide a basic reset function independent of other inputs. The circuits are shown in Figure 5, below.




Figure 5. Pushbutton and LED detail

Spartan 2 FPGA

The block diagram of the Digilab 2 board (Page 1) shows all connections between the FPGA and the devices on the board. All FPGA pin connections are shown in Table 3 (below).

The Spartan device, shown in Figure 6, can be configured using the Xilinx JTAG tools and a parallel cable connecting the D2 board and the host computer. Note that a separate JTAG header that connects directly to the JTAG pins is also provided.

For further information on the Spartan FPGA, please see the Xilinx data sheets available at the Xilinx website (www.xilinx.com).




Figure 6. Spartan 2 connection detail

Pin #	Function	Pin #	Function	Pin #	Function	Pin #	Function
1	GND	53	VCCO	105	VCCO	157	TDO
2	TMS	54	M2	106	PROG	158	GND
3	PWT	55	GND	107	INIT	159	TDI
4	PINT	56	MODE	108	D20	160	C21
5	PD7	57	A14	109	D17	161	C20
6	PD6	58	A13	110	D18	162	C19
7	PD5	59	A12	111	D15	163	C18
8	PD4	60	A11	112	D16	164	C17
9	PD3	61	A10	113	D13	165	C16
10	PD2	62	A9	114	D14	166	C15
11	GND	63	A8	115	D11	167	C14
12	VCCO	64	GND	116	GND	168	C13
13	VCCINT	65	VCCO	117	VCCO	169	GND
14	PD1	66	VCCINT	118	VCCINT	170	VCCO
15	PD0	67	A7	119	D12	171	VCCINT
16	A40	68	A6	120	D9	172	C12
17	A39	69	A5	120	D10	172	C11
18	A38	70	A4	121	D10	173	C10
19	GND	70	LED1	122	D8	175	C9
20	A37	72	GND	123	GND	175	C8
20	A36	73	D39	125	D5	170	GND
22	A35	74	D39	125	D5	177	C7
23	A34	75	D40	120	D0	178	C6
23	A34	76	VCCINT	127	VCCINT	175	C5
24	GND	70	BTN1*	128	C40	180	C3 C4
25	VCCO	77	VCCO	129	VCCO	181	B12*
20	A32	78	GND	130	GND	182	GND
28	VCCINT	80	CLK1*	131	C39	183	VCCO
28	A31	80	D38	132	C39 C38	184	B11*
30	A30	82	D35	133	C37	185	VCCINT
31	A30 A29	82	D35 D36	134	C36	180	B10
32	GND	84 84	D30 D33	135	C35	187	B10 B9
		-					
33 34	A28 A27	85 86	GND D34	137	GND C34	189	B8 GND
35	A27 A26	80 87		138	C34 C33	190 191	B7
			D31	139			-
<u>36</u> 37	A25 A24	<u>88</u> 89	D32 D29	140	C32 C31	192 193	B6 B5
			D29 D30				
38	VCCINT	90		142	C30	194	B4
39	VCCO	91	VCCINT	143	VCCINT	195	RTS
40	GND	92	VCCO	144	VCCO	196	VCCINT
41	A23	93	GND	145	GND	197	VCCO
42	A22	94	D29	146	C29	198	GND
43	A21	95	D28	147	C28	199	CTS
44	A20	96	D25	148	C27	200	DSR
45	A19	97	D26	149	C26	201	TXD
46	A18	98	D23	150	C25	202	RXD
47	A17	99	D24	151	C24	203	PRS
48	A16	100	D21	152	C23	204	PAS
49	A15	101	D22	153	DIN	205	PDS
50	MI	102	D14	154	C22	206	PWE
51	GND	103	GND	155	CCLK	207	TCK
52	MO	104	DONE	156	VCCO	208	VCCO

Table 3. Digilab 2 board Spartan 2 FPGA pinout